In recent years, considerable effort has been expended toward combining the capabilities of digital and analog elements in specialized computing systems. The concept of blending analog and digital elements can be extended to a system of true hybrid computing elements.
Consider the possibilities of a differential analyzer representing the value of each variable (and parameter) by a combination of a coarse digital word together with a continuous analog interpolation voltage. In theory, at least, it would appear possible that the accuracy of the analog channel would be improved by roughly i/an, where n is the number of digital bits used in the digital representation.
A little thought will reveal the obvious restriction that one must trade speed (whether viewed in terms of frequency, rise time, or slewing rate) for accuracy. This same limitation, of course, applies to DDA's, and to some extent, to analog computing systems. The hybrid differential analyzer may be regarded as a relatively inexpensive parallel DDA whose truncation and round-off errors are essentially eliminated through interpolation with analog computing elements. This feature, rather than accuracy or speed as such, is considered to be the salient advantage of such a system. Considerable work has already been done in this area by Skramstad, Schmid, Korn, and others (Refs. 2, 5, 11, and 13). The purpose of this study was >to explore in detail the practical aspects of hybrid differential analyzers, and to verify experimentally the capabilities and limitations of a typical system.
The major portion of the experimental work associated with this paper is devoted to the performance of hybrid integrators. Later sections will discuss the requirements of hybrid elements for performing all of the above operations. Figure 1 shows abbreviated block diagrams of typical hybrid computing elements; details of the design of these elements appear in subsequent chapters. Reference 18, upon which this paper is based, provides further information. 
System Notation*
Consider a system where each problem variable x is represented by a machine variable X = a x x, appearing in the form x "=• XD -j" XA where X D is a digital word with n binary digits plus sign bit; X A is an analog voltage between -E and +E volts. Either 1 binary digit or E volts represents 1 machine unit (m.u.). We note that X A is an interpolating voltage representing the fractional part of X (Fig. 2) .
In this study, n = 3, (2» = 8) and E = 10 volts.
Assuming analog-computer accuracy within p per cent of E, this representation yields * The material presented in th : s section is primarily derived from discussions with Prof. G. A. Kern, whose suggested notation is used throughout this paper. 2 n 100 -distinguishable increments of X between 0 and 2 n , or a half-scale accuracy of 2~np per cent. In this study p was estimated to be one per cent; thus, the estimated accuracy is Vs per cent. (Fig. 3) The range of the independent variable t _> 0 is divided into equal increments At, so that t= (k 1) At+-r;(k = l,2,...) where T varies periodically between 0 and a t At as t increases. Each interval of length At will correspond to an individual analog-computing period of duration T, during which
For any analog voltage e between 0 and 0.5 machine unit, note that both X n + e and (X D -\-1) -\-(e -
is the computer time (real time); at is a time scale factor suitably chosen so that a t At = T After each run, a holding interval of length T H is used for performing digital updating operations, generating analog carries and resets, etc. This is a significant departure from earlier hybrid differential analyzer systems. The interruptions in the computation complicate the introduction of real-time data inputs, but otherwise do not place any major restrictions on system capabilities.
Variation of the Machine Variables with Time: The Analog-Computing Period
At the start of the k th computing period [t = (k -1) At, T = 0], the digital component X D and the analog component X A of each machine variable X are reset to their correct valuest. Each digital components A-D remains constant during the entire computing period, while each analog component varies as a function of the computer time T. as dictated by the computing interconnections for the given problem.
The Digital-Computing and Carry-Generating Periods
At the end of the k th analog-computing period, each analog voltage is held and generates a positive or negative carry (±1 m.u. incre-
The carries are used as digital ± 1-bit increments to update the digital components k Xp, also new digital components k+1 X D are computed digitally.
During the same holding period, the positive or negative carry machine units are subtracted t Note that the actual values of X A and Xi> do not necessarily differ between the end of one run and the beginning of another; they will differ only if a carry is made. from the corresponding analog voltages (which can, therefore, never exceed 1 m.u.); and precise fractional parts of the digital components k+1 X D are computed digitally, to be introduced into the next analog computation. In the experimental system T was chosen to be 1250 microseconds, corresponding to B ANALO G of about 64 cps and BHYBRID ~ 7-95 cps. In order to insure ample time for performing digital operations, the analog holding interval, T H , was made equal to 0.04T = 50 microseconds. If T H were zero, the system could keep up with full-scale sine waves of angular frequency 50 rad/sec. Inclusion of T H , however, reduces this figure to 48 rad/sec. or about 7.65 cps.
Computing
The speed-accuracy ratio of the hybrid computer is 100/2pT distinguishable increments/ sec. If we reduce this by % 5 to allow for the digital-computing periods, we have 625/13pT = 38,500 distinguishable increments/sec, which permits a crude comparison to modern incremental digital differential analyzers. Some of these operations may overlap in time, but it is essential that digital updating in all integrators be performed and the necessary carries transmitted to subsequent elements in the computing loop. Digital data transfer will normally be incremental ternary transfer (carry pulse and DC carry sign signal). All digital operations are under the control of a subroutine clock, which can be expanded to drive a large number of digital subsystems simultaneously.
Sequence of Operations
After the digital operations are completed, the new states of the digital system will automatically create step transients in the analog channels, through their effect on various D/A converters. Analog interpolation voltages will also be reset to zero. After any transients subside, another analog computing interval, T, may be initiated.
The above operations are repeated for the desired number of computing intervals. Figure 7 shows how the analog and digital parts of the analog and digital parts of solution combine to form the complete variable. c. Read-Out At the end of the desired number of computing steps, the computation is stopped. A high-speed sample-hold system and a digital voltmeter provide a digital display of the analog variable at the read-out time. The digital part of the variable is also displayed. 
Method of Approach:
"DDA-Plus-Interpolation"
The following method follows closely that of Skramstad (Ref. 13) . Figure 1 (a) shows the system with incremental digital data transfer.
In general, three operations must take place during the holding interval following the k-th computer run:
1. Tl\e value of aT k Xn is added to the lower orders of the R register.
The analog input representing a AD T
at T = T is set to zero to compensate for the addition performed in the above step.
Scaling
The magnitude and rate-of-change of X(t) and X(t) are both assumed to be limited by appropriate scaling:
of X is less than 1/2 m.u. in machine time a t At = T sec. In a time interval T seconds long These two operations produce no net change in X A . 3. If X A exceeds V2 m.u. in magnitude, it must be adjusted by removing or adding 1 m.u. from X A and correspondingly correcting R. Simultaneously, a ± 1 m.u. increment is sent to the next computing element (carry operation). Figure 4 shows the digital portion of the hybrid integrator. All digital variables are represented in a 2's complement code. The input register (X) contains X n , the actual digital portion of the input variable in this code. The initial value of X is selected manually; as the computation proceeds, incremental changes in XD are made upon receipt of S (AX) and AX signals from the preceding computing element. During the digital updating period, X D is serially added to the R register; simultaneously, the R-register is corrected by ± 1 m.u., if there is The entire digital operation is completed in about 35 microseconds. During this time, the sawtooth waveforms, which are supplied to the "X" D/A Converter are resetting to zero (this requires about 20 ^sec). Allowing another 15 fisec for analog transients to settle, it is possible to use a HOLD interval T ir of 50 microseconds, or about 4 per cent of the computing interval, T. Additional hold time is required for other digital operations associated with such elements as summers and multipliers, since they must wait for the receipt of carries from integrators prior to the initiation of their digital operations. Therefore, the prototype system includes an optional 10 per cent (125 /xsec) holding interval, to permit the inclusion of these extra sequences at a later date. Figure 5 shows the analog system which accompanies the above digital system. Q t and Q 2 are used to put the integrator into HOLD, the six-diode bridge is shorted during the RESET period, to insure that the proper initial condition on XA-Comparator A detects the condition XA > 5 volts, Comparator B detects X A < -5 volts. D/A Converter X is a four-bit bipolar unit which provides the interpolation component X D r. D/A Converter R provides the component E'RD. The entire analog system was designed for an overall accuracy of 1 per cent of half-scale. Calibration tests indicated that the errors in the various components of X A were typically less than 50 mv., i.e., 14 per cent of half-scale (see also Refs. 14 and 16).
Polarity Inversion
The integrator may be operated in the inverted mode by using an analog unity-gain inverter to invert X A and logically inverting S(AX) ; this method is, of course, much simpler than using a separate inverting component.
Interpolating Waveforms
The ramp interpolating waveforms used to drive the "X" D/A Converter are supplied by a separate waveform generator, which can thus service a number of integrators simultaneously. This unit is described in Ref. 15 . It provides 1 per cent-linear positive and negative 10 v ramps which are reset to zero in about 20 microseconds after the HOLD interval T H begins.
Computer Read-Out
The hybrid differential analyzer is equipped with a precisely-timed read-out system, which performs the following functions: a. Upon receipt of a read-out signal, a fast analog sample-hold circuit stores the value of the desired analog machine variable. Simultaneously, a digital voltmeter is commanded to convert this voltage to a digitally displayed value for X A . b. During the computer run, the digital portion of the read-out system has been receiving incremental information about the value of a particular digital variable, X D . When readout is commanded, the digital system will retain the value of X D , and display it (in this system as a 2's complement binary number). c. For diagnostic and display purposes, a full-analog read-out of the sum of both X D and X A versus either real time or machine time is provided.
The read-out system is described in Ref. 17 . It has an accuracy of better than 25 mv on readout of X A .
Control Clock (See also Ref. 6)
The computing sequence is controlled by a digital clock system. This system uses an 80 KC crystal and 1 MC transistorized digital logic modules. It provides the necessary timing signals for precise control of the analog computing operations. A pre-selectable read-out time may be set from 0.01 to 999.99 T.
III. OTHER HYBRID COMPONENTS
This section describes the general features of components for summing, coefficient changing, multiplying, and function generation. These elements perform their digital operations subsequent to the updating of all hybrid integrators. They are all considered to be zeromemory elements, i.e., at any instant, the value of the output variable is related to the instantaneous value of the input variable(s).
J If several such elements are connected in cascade, the digital and carry generating operations should proceed forward from the first element following an integrator, until all zero-memory elements in a cascade chain have been updated successively. Figure 6 shows a block diagram of a summing component to form i Note that this is not quite a simple one-to-one mapping, since each value of a hybrid variable may be represented in two different forms, e.g., X = 6.3 can be represented as X D = 6, X A = 0.3 or X,. = 7, X* = -0.7. Note that R is a three-digit number, with a value ranging from -IV2 to -f-IV2 ni.u.
Summing

Summing at Integrator Inputs
Note that digital summation may also be performed at the input to an integrator by providing separate inputs for each input variable. This requires separate carry-transmitting pulses for each incremental digital input. Proper scaling insures that there is no need for additional carry operations within the integrator, since it is the integral of the input, rather than the value of the input that affects the integrator output magnitude. A simple digital device for summing variables at the input of an integrator has already been tested successfully (Ref. 19) .
Multiplication
The operations involved in hybrid multiplication and coefficient changing are essentially the same, except that in the latter case, the coefficient is a fixed hybrid constant C = C D + C A . Note that its accuracy would not have to be high in a hybrid system with a large number of digital bits; indeed, the analog multiplier might even be dispensed with. However, in a four-bit hybrid system, the analog multiplier is required, and it should have an accuracy of better than 8 per cent, to maintain consistent accuracy with the other hybrid components thus far discussed.
Coefficient Changing
The requirements for a hybrid coefficientchanging component follow directly from the above. Some simplifications are now possible. Specifically, the analog multiplier is replaced by a potentiometer, the Y D register is replaced by a manually-settable group of digital lines and the D/A converter for X D C A now receives only constant analog inputs C A and -C A . The R-register is also simpler.
Generating a Function of One Variable
Considerable prior work has been done in this area, with the object of developing hybrid function generators for use with conventional analog computing systems (Refs. 5,10, and 12).
Figure 1(c) shows a typical block diagram for a hybrid function generator. The function will in general be generated by performing interpolations about digitally located values of the independent variable, using a Taylor's series approximation. If fewer digital bits are used, then higher-ordered terms in the approximation may be required to achieve a given accuracy. To maintain an accuracy consistent with the other computing elements in a four-bit system, second-order interpolation terms might be required for some functions.
Another added complication in function generators is that digital functions must be formed with sufficient precision to match the full accuracy of the analog system.
As in analog computers, function generators should generate corrections to analytical (usually linear) approximations for F (x) whenever possible; this improves the effective accuracy of even first-order interpolation.
Summary
All of the above systems are organized on a similar basis. They contain an R-register for forming digital increments of the output variable, which normally contains digital fractional parts of a machine unit and has magnitude strictly less than two. There are also D/A converters or multipliers and conventional analog elements. Each component contains two comparators and associated logic to perform carries by correcting the R-register and transmitting an increment to the next computing element.
IV. EXPERIMENTAL RESULTS
Two hybrid integrators, with associated control and read-out equipment were used in three simple computing configurations. Each problem was scaled to approach the maximum amplitude and rate limitations of the system. Figure  7 shows an analog display of the three problem solutions; also shown are the two solution components, X D and X A .
Free-Fall Parabolic Trajectory
The first computer problem was the solution of the differential equation:
x(t) = -32.2 ft/sec 2 ;
X(0) =0ft; X(0) =600 ft/sec with solution x(t) = 6001 -16.lt 2 ft. 
Decaying Exponential
The first closed-loop problem was the simple first-order linear differential equation 
Undamped Sinusoid (Circle or Sine-Loop Test)
Two hybrid integrators and an inverter were used to study the simple undamped secondorder differential equation: The nominal solution exhibited a slight exponential build-up, which could be measured by observing the solution over several cycles. The amplitude of the waveform increased approximately 0.06 volts/cycle. The natural frequency was low by 0.02 per cent (2 X 10~4). Thus the overall accuracy of location of the system poles in the complex plane was about 0.025 per cent.
Errors Due to Removal of Sawtooth Interpolation and Analog Integrator
Figures 9 and 10 (a) and (d) show the effect on the computer solutions caused by removing the sawtooth interpolation and/or the analog integrators. In general, the absence of the sawtooth produced less solution error than the absence of the analog integrators. This would be expected, since the digital updating operations tend to reduce the long-term effects of interpolating errors. In the sine loop test, removal of these functions produces a solution with a rapid exponential build-up.
Effects of Artificial Errors in the Analog Channel
Various types of errors were introduced into the analog channels of the integrators. The effects of these errors on the computer perform- ance is summarized in Table I and in Fig. 10 . In the parabola and decaying exponential problems, Table I summarizes the maximum solution errors. For the sine loop, the results are summarized in terms of frequency/error and damping (exponential build-up).
Effect of the Hold Interval
In addition to the normal HOLD interval, T H , of 50 microseconds, intervals of 125 and 250 microseconds were also used in several experiments. No noticeable effect on the computer performance was observed.
Comparator Accuracy
The accuracy of the analog comparator is not critical. In fact, since most operational amplifiers will not overload until their nominal computing range is exceeded by perhaps 10 per cent, a comparator accuracy of ± 1 A volts would suffice.
V. COMPARISON OF DIFFERENTIAL ANALYZER SYSTEMS
The inherent differences among analog, digital and hybrid, differential analyzers make them difficult to compare. This section presents an attempt at such a comparison in terms of a gross accuracy-bandwidth figure-of-merit based on a per cent of half-scale accuracy.
The accuracy-bandwidth figures are based upon the assumption that the total available range of machine variables is utilized, regardless of the type of computer system being discussed. The term "bandwidth," as applied to the speed of computers is related to the maximum slewing rate, or rate-of-change of variables attainable by the computing system. Consider a system with restrictions: |X(t) | < A: | dX(t)/dt | <R For sinusoids the maximum full-scale frequency of operation is fmax = R/2TTA dX/dt 2^A Figure 12 shows a typical estimate of the accuracy-bandwidth capability of conventional ities should be made assuming the analog elements are similar to those found in repetitive systems. The accuracies shown are grossly related to an absolute half-scale accuracy of the computer.
Analog Differential Analyzers
DDA Capabilities
Considerable work has been done on the analysis of errors in digital differential analyzers. 5 Various assumptions have been made which lead to somewhat different results. One point that is easily overlooked is that parallelorganized DDA's almost invariably use incremental data transfer. Moreover, the integrators must operate on " 
DDA's with Incremental Transfer
Most modern commercial DDA's use open trapezoidal integration and incremental data transfer. The results of the analysis shows that round-off errors will predominate in this type of system. Figure 12 shows the gross accuracy-bandwidth capability for a parallel-organized incremental DDA, using trapezoidal integration. The II This conclusion does not hold for general-purpose digital computers, where total transfer is used. Truncation errors may predominate when general-purpose machines are used as differential analyzers, depending upon the type of integration rule used.
# This simple result has been pointed out previously by Korn (Ref. 5) . machine is assumed to have an integration time of Ti seconds. This figure illustrates how the performance ranges of analog and digital systems overlap, and also indicates roughly the regions where one or the other might be considered distinctly superior.
Hybrid Differential Analyzers: Theoretical Performance
The hybrid differential analyzer can be fitted into the above analysis quite easily. Briefly, one can estimate the gross accuracy-bandwidth capability of a hybrid system as follows:
Given the analog computing interval T, estimate the full-scale bandwidth
Pick the point on the estimated accuracy-bandwidth curve for the analog system corresponding to B AX AL<K;. From this point draw a line downward along a slope corresponding to a constant accuracy-bandwidth product (45° slope in Figure 12 ). The length of the line depends upon the number of digital bits. If the system uses n bits plus sign, the line should correspond to a reduction in bandwidth and an increase in halfscale accuracy of 2". For a given T, the ratescaling limitation precludes computation at higher speeds. In Figure 12 , point A, corresponds to a 1 per cent analog system, with T = 1250 microseconds. Point H, then shows the predicted accuracy of a four-bit hybrid system, which should be attainable at all computing frequencies below Biinmii) = B A N-AI,O<;/2". In this example, B im , UI! , is about 8 cps, and the estimated error is correspondingly about Vf o per cent of half-scale (0.125 volts for E = 10).
As pointed out earlier, the analog HOLD intervals, T H , reduce the effective real-time hybrid computing speed by a factor T/(T + T n ); in this case, this factor is approximately 0.96, so that the effective real-time value of Bim '.KID IS about 7.67 cps.
Point H 2 on Fig. 12 shows the estimated capability of a hybrid system using 9 bits (n = 8) with a 50 microsecond computing interval and a 5 per cent-accurate analog channel. Such a system is technically feasible using modern wideband transistorized amplifiers, and would provide an estimated accuracy of better than 0.03 per cent of half-scale at a maximum BuYimin of about 6.2 cps. Note that an equivalent incremental DDA would have to operate at a minimum iteration rate of about 300,000 per second.
VI. CONCLUSIONS: PROJECTED APPLICATIONS AND FUTURE STUDIES
The experimental results verify the theoretically predicted accuracy of the prototype hybrid system, and demonstrate the feasibility of this type of computing technique. It is felt that the results justify the concept that the accuracy of the hybrid system can be directly improved by increasing the number of digital bits, as originally predicted.
In linear computing configurations, it appears that the location of the system roots can be established with an accuracy of better than 0.1 per cent. The long-term accuracy of the integration process appears to be relatively insensitive to small errors in the analog system components. The digital portion of the system preserves the static gain of the integrators with surprising precision, and the effect of errors in the analog elements normally appears as a phase shift rather than a gain error. The effects of random variations in the static values of the various computing elements (precision resistors and capacitors) thus would tend to cancel in a large system. Based on the parameter-influence studies described above, some general conclusions about the different sections of the hybrid integrator are suggested: a. It is important that the summing amplifier gain be accurate; also, its bandwidth should be adequate to insure negligible phase shift at the maximum computing speed. b. It is important that the gain and highfrequency response of the analog integrator also be accurate; however, the DC or low-frequency response is not critical. This suggests that a passive RC network using precision elements could be used in place of the active operational integrator, particularly for systems with a short analog computing interval and modest analog accuracy requirements. Note that this could save a complete d-c amplifi.er per integrator.
c. The accuracy of the hybrid integrator is less sensitive to errors in the sawtooth interpolation channel than it is to errors in the summing amplifier and analog integrator. This suggests that a hybrid system utilizing a large number of digital bits (e.g., n > 8) would still operate well with only 5-6 bit D/A converters in the interpolation channel. d. Simple two-or three-transistor comparators could replace the seven-transistor units used in the prototype system. e. Since the analog parts of the hybrid machine variables normally have an average value close to zero, long-term overloading of the analog integrators is not a serious problem, except in certain pathological problems. Integrator drift affects the computer solution in a manner quite similar to drift in analog systems but is divided by2 n .
f. The use of a HOLD interval, T ir , successfully eliminates the problem of accommodating the analog transients which accompany the digital operations. The HOLD period may be made an appreciable fraction of the RUN time, T, without noticeably affecting the solution accuracy. This permits using relatively slow serial digital arithmetic schemes.
Future Areas of Development: Projected Capabilities
This work has been primarily a feasibility study, with experimental verification of the basic operating characteristics of the hybrid integrator. Development and testing of additional prototype summing, coefficient-setting, multiplying and function-generating elements would be useful in deriving further information about this type of system.
Through the use of high-speed transistorized operational amplifiers, the hybrid differential analyzer system described in this work could be given a substantially increased accuracybandwidth capability. It would be feasible to operate with an analog computing interval of perhaps 100 microseconds. At this rate, timing errors would become more of a problem. Never^ theless, an accuracy of perhaps five per cent of half-scale could easily be maintained in this type of application. This would permit adding more digital bits, while maintaining reasonable computing speed. For example, with n = 8, T = 50 microseconds, T n = 5 microseconds, and a five per cent analog accuracy, it would be possible to achieve a hybrid computing accuracy of perhaps 0.02 per cent of half-scale, while retaining a real-time computing bandwidth of over five cps. Note that such a system would utilize even cruder analog components than the present system, particularly in the multiplier and function generator. Moreover, it could be expected to maintain its accuracy without any periodic adjustment or calibration, and without careful environmental control. A parallelorganized incremental DDA using trapezoidal integration would have to operate at an integration rate of at least 300,000 per second to achieve a similar accuracy and speed.
Applications
Obviously, a hybrid differential analyzer is a special-purpose computing system, and one may legitimately ask where useful applications for a hybrid system might arise.
One specific area could be the solution of differential equations associated with the trajectories, orbits, and impact "footprints" of space vehicles. Such calculations usually require nonlinear operations, including division, coordinate transformations, and the use of nonlinear functions to represent effects of gravitational corrections, atmospheric drag, etc. In many cases, a moderately accurate (0.01-0.05 per cent) computing system might be adequate, particularly if it had a computing speed much faster than real-time.
The use of hybrid techniques might permit increased computing speed in such situations; more important, it should be considerably easier to program a hybrid machine to insure a given degree of accuracy.
Conclusions
As a final conclusion, the results of this study confirm that the predicted capabilities of this type of hybrid differential analyzer system can be achieved in practice, and such a system can be Used in applications where moderately high-accuracy real-time and faster-than-real-time computing is required. A more conclusive judgment of the practical advantages of this system can be made after the capabilities of hybrid multipliers and function generators have been studied. The outlook is encouraging at this point.
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